🗊Презентация Evolution of implementation technologies

Категория: Устройства и комплектующие
Нажмите для полного просмотра!
Evolution of implementation technologies, слайд №1Evolution of implementation technologies, слайд №2Evolution of implementation technologies, слайд №3Evolution of implementation technologies, слайд №4Evolution of implementation technologies, слайд №5Evolution of implementation technologies, слайд №6Evolution of implementation technologies, слайд №7Evolution of implementation technologies, слайд №8Evolution of implementation technologies, слайд №9Evolution of implementation technologies, слайд №10Evolution of implementation technologies, слайд №11Evolution of implementation technologies, слайд №12Evolution of implementation technologies, слайд №13Evolution of implementation technologies, слайд №14Evolution of implementation technologies, слайд №15Evolution of implementation technologies, слайд №16Evolution of implementation technologies, слайд №17Evolution of implementation technologies, слайд №18Evolution of implementation technologies, слайд №19Evolution of implementation technologies, слайд №20Evolution of implementation technologies, слайд №21Evolution of implementation technologies, слайд №22Evolution of implementation technologies, слайд №23Evolution of implementation technologies, слайд №24Evolution of implementation technologies, слайд №25Evolution of implementation technologies, слайд №26Evolution of implementation technologies, слайд №27Evolution of implementation technologies, слайд №28Evolution of implementation technologies, слайд №29
Скачать
Вы можете ознакомиться и скачать презентацию на тему Evolution of implementation technologies. Доклад-сообщение содержит 29 слайдов. Презентации для любого класса можно скачать бесплатно. Если материал и наш сайт презентаций Mypresentation Вам понравились – поделитесь им с друзьями с помощью социальных кнопок и добавьте в закладки в своем браузере.

Слайды и текст этой презентации

Слайд 1


Evolution of implementation technologies Logic gates (1950s-60s) Regular structures for two-level logic (1960s-70s) muxes and decoders, PLAs Programmable sum-of-products arrays (1970s-80s) PLDs, complex PLDs Programmable gate arrays (1980s-90s) densities high enough to permit entirely new class of application, e.g., prototyping, emulation, acceleration
Описание слайда:
Evolution of implementation technologies Logic gates (1950s-60s) Regular structures for two-level logic (1960s-70s) muxes and decoders, PLAs Programmable sum-of-products arrays (1970s-80s) PLDs, complex PLDs Programmable gate arrays (1980s-90s) densities high enough to permit entirely new class of application, e.g., prototyping, emulation, acceleration

Слайд 2


Gate Array Technology (IBM - 1970s) Simple logic gates combine transistors to implement combinational and sequential logic Interconnect wires to connect inputs and outputs to logic blocks I/O blocks special blocks at periphery for external connections Add wires to make connections done when chip is fabbed “mask-programmable” construct any circuit
Описание слайда:
Gate Array Technology (IBM - 1970s) Simple logic gates combine transistors to implement combinational and sequential logic Interconnect wires to connect inputs and outputs to logic blocks I/O blocks special blocks at periphery for external connections Add wires to make connections done when chip is fabbed “mask-programmable” construct any circuit

Слайд 3


Field-Programmable Gate Arrays Logic blocks to implement combinational and sequential logic Interconnect wires to connect inputs and outputs to logic blocks I/O blocks special logic blocks at periphery of device for external connections Key questions: how to make logic blocks programmable? how to connect the wires? after the chip has been fabbed
Описание слайда:
Field-Programmable Gate Arrays Logic blocks to implement combinational and sequential logic Interconnect wires to connect inputs and outputs to logic blocks I/O blocks special logic blocks at periphery of device for external connections Key questions: how to make logic blocks programmable? how to connect the wires? after the chip has been fabbed

Слайд 4


Enabling Technology Cheap/fast fuse connections small area (can fit lots of them) low resistance wires (fast even if in multiple segments) very high resistance when not connected small capacitance (wires can be longer) Pass transistors (switches) used to connect wires bi-directional Multiplexors used to connect one of a set of possible sources to input can be used to implement logic functions
Описание слайда:
Enabling Technology Cheap/fast fuse connections small area (can fit lots of them) low resistance wires (fast even if in multiple segments) very high resistance when not connected small capacitance (wires can be longer) Pass transistors (switches) used to connect wires bi-directional Multiplexors used to connect one of a set of possible sources to input can be used to implement logic functions

Слайд 5


Programming Technologies Fuse and anti-fuse fuse makes or breaks link between two wires typical connections are 50-300 ohm one-time programmable Flash High density Process issues RAM-based memory bit controls a switch that connects/disconnects two wires typical connections are .5K-1K ohm can be programmed and re-programmed easily (tested at factory)
Описание слайда:
Programming Technologies Fuse and anti-fuse fuse makes or breaks link between two wires typical connections are 50-300 ohm one-time programmable Flash High density Process issues RAM-based memory bit controls a switch that connects/disconnects two wires typical connections are .5K-1K ohm can be programmed and re-programmed easily (tested at factory)

Слайд 6


Tradeoffs in FPGAs Logic block - how are functions implemented: fixed functions (manipulate inputs) or programmable? support complex functions, need fewer blocks, but they are bigger so less of them on chip support simple functions, need more blocks, but they are smaller so more of them on chip Interconnect how are logic blocks arranged? how many wires will be needed between them? are wires evenly distributed across chip? programmability slows wires down – are some wires specialized to long distances? how many inputs/outputs must be routed to/from each logic block? what utilization are we willing to accept? 50%? 20%? 90%?
Описание слайда:
Tradeoffs in FPGAs Logic block - how are functions implemented: fixed functions (manipulate inputs) or programmable? support complex functions, need fewer blocks, but they are bigger so less of them on chip support simple functions, need more blocks, but they are smaller so more of them on chip Interconnect how are logic blocks arranged? how many wires will be needed between them? are wires evenly distributed across chip? programmability slows wires down – are some wires specialized to long distances? how many inputs/outputs must be routed to/from each logic block? what utilization are we willing to accept? 50%? 20%? 90%?

Слайд 7


Xilinx Programmable Gate Arrays CLB - Configurable Logic Block 5-input, 1 output function or 2 4-input, 1 output functions optional register on outputs Built-in fast carry logic Can be used as memory Three types of routing direct general-purpose long lines of various lengths RAM-programmable can be reconfigured
Описание слайда:
Xilinx Programmable Gate Arrays CLB - Configurable Logic Block 5-input, 1 output function or 2 4-input, 1 output functions optional register on outputs Built-in fast carry logic Can be used as memory Three types of routing direct general-purpose long lines of various lengths RAM-programmable can be reconfigured

Слайд 8


Evolution of implementation technologies, слайд №8
Описание слайда:

Слайд 9


The Virtex CLB
Описание слайда:
The Virtex CLB

Слайд 10


Details of One Virtex Slice
Описание слайда:
Details of One Virtex Slice

Слайд 11


Implements any Two 4-input Functions
Описание слайда:
Implements any Two 4-input Functions

Слайд 12


Implements any 5-input Function
Описание слайда:
Implements any 5-input Function

Слайд 13


Implement Some Larger Functions
Описание слайда:
Implement Some Larger Functions

Слайд 14


Two Slices: Any 6-input Function
Описание слайда:
Two Slices: Any 6-input Function

Слайд 15


Two Slices: Implement some larger functions
Описание слайда:
Two Slices: Implement some larger functions

Слайд 16


Fast Carry Chain: Add two bits per slice
Описание слайда:
Fast Carry Chain: Add two bits per slice

Слайд 17


Lookup Tables used as memory (16 x 2) [ Distributed Memory ]
Описание слайда:
Lookup Tables used as memory (16 x 2) [ Distributed Memory ]

Слайд 18


Lookup Tables used as memory (32 x 1)
Описание слайда:
Lookup Tables used as memory (32 x 1)

Слайд 19


Block RAM
Описание слайда:
Block RAM

Слайд 20


Virtex Routing
Описание слайда:
Virtex Routing

Слайд 21


Virtex Routing
Описание слайда:
Virtex Routing

Слайд 22


Non-Local Routing Hex wires Extend 6 CLBs in one direction Connections at 3 and 6 CLBs “Express busses” Take advantage of many metal layers Long wires Extend the length/height of the chip Global signals e.g. clk, reset Tri-state busses Extend across the chip Use for datapath bit-slice
Описание слайда:
Non-Local Routing Hex wires Extend 6 CLBs in one direction Connections at 3 and 6 CLBs “Express busses” Take advantage of many metal layers Long wires Extend the length/height of the chip Global signals e.g. clk, reset Tri-state busses Extend across the chip Use for datapath bit-slice

Слайд 23


Using the DLL to De-Skew the Clock
Описание слайда:
Using the DLL to De-Skew the Clock

Слайд 24


Virtex IOB
Описание слайда:
Virtex IOB

Слайд 25


Computer-aided Design Can't design FPGAs by hand way too much logic to manage, hard to make changes Hardware description languages specify functionality of logic at a high level Validation - high-level simulation to catch specification errors verify pin-outs and connections to other system components low-level to verify mapping and check performance Logic synthesis process of compiling HDL program into logic gates and flip-flops Technology mapping map the logic onto elements available in the implementation technology (LUTs for Xilinx FPGAs)
Описание слайда:
Computer-aided Design Can't design FPGAs by hand way too much logic to manage, hard to make changes Hardware description languages specify functionality of logic at a high level Validation - high-level simulation to catch specification errors verify pin-outs and connections to other system components low-level to verify mapping and check performance Logic synthesis process of compiling HDL program into logic gates and flip-flops Technology mapping map the logic onto elements available in the implementation technology (LUTs for Xilinx FPGAs)

Слайд 26


CAD Tool Path (cont’d) Placement and routing assign logic blocks to functions make wiring connections Timing analysis - verify paths determine delays as routed look at critical paths and ways to improve Partitioning and constraining if design does not fit or is unroutable as placed split into multiple chips if design it too slow prioritize critical paths, fix placement of cells, etc. few tools to help with these tasks exist today Generate programming files - bits to be loaded into chip for configuration
Описание слайда:
CAD Tool Path (cont’d) Placement and routing assign logic blocks to functions make wiring connections Timing analysis - verify paths determine delays as routed look at critical paths and ways to improve Partitioning and constraining if design does not fit or is unroutable as placed split into multiple chips if design it too slow prioritize critical paths, fix placement of cells, etc. few tools to help with these tasks exist today Generate programming files - bits to be loaded into chip for configuration

Слайд 27


Xilinx CAD Tools Verilog (or VHDL) use to specify logic at a high-level combine with schematics, library components Synplicity compiles Verilog to logic maps logic to the FPGA cells optimizes logic Xilinx APR - automatic place and route (simulated annealing) provides controllability through constraints handles global signals Xilinx Xdelay - measure delay properties of mapping and aid in iteration Xilinx XACT - design editor to view final mapping results
Описание слайда:
Xilinx CAD Tools Verilog (or VHDL) use to specify logic at a high-level combine with schematics, library components Synplicity compiles Verilog to logic maps logic to the FPGA cells optimizes logic Xilinx APR - automatic place and route (simulated annealing) provides controllability through constraints handles global signals Xilinx Xdelay - measure delay properties of mapping and aid in iteration Xilinx XACT - design editor to view final mapping results

Слайд 28


Applications of FPGAs Implementation of random logic easier changes at system-level (one device is modified) can eliminate need for full-custom chips Prototyping ensemble of gate arrays used to emulate a circuit to be manufactured get more/better/faster debugging done than possible with simulation Reconfigurable hardware one hardware block used to implement more than one function functions must be mutually-exclusive in time can greatly reduce cost while enhancing flexibility RAM-based only option Special-purpose computation engines hardware dedicated to solving one problem (or class of problems) accelerators attached to general-purpose computers
Описание слайда:
Applications of FPGAs Implementation of random logic easier changes at system-level (one device is modified) can eliminate need for full-custom chips Prototyping ensemble of gate arrays used to emulate a circuit to be manufactured get more/better/faster debugging done than possible with simulation Reconfigurable hardware one hardware block used to implement more than one function functions must be mutually-exclusive in time can greatly reduce cost while enhancing flexibility RAM-based only option Special-purpose computation engines hardware dedicated to solving one problem (or class of problems) accelerators attached to general-purpose computers

Слайд 29


Evolution of implementation technologies, слайд №29
Описание слайда:

Скачать

Похожие презентации
Mypresentation.ru
Загрузить презентацию