🗊Презентация Timers and interrupts

Нажмите для полного просмотра!
Timers and interrupts, слайд №1Timers and interrupts, слайд №2Timers and interrupts, слайд №3Timers and interrupts, слайд №4Timers and interrupts, слайд №5Timers and interrupts, слайд №6Timers and interrupts, слайд №7

Вы можете ознакомиться и скачать презентацию на тему Timers and interrupts. Доклад-сообщение содержит 7 слайдов. Презентации для любого класса можно скачать бесплатно. Если материал и наш сайт презентаций Mypresentation Вам понравились – поделитесь им с друзьями с помощью социальных кнопок и добавьте в закладки в своем браузере.

Слайды и текст этой презентации


Слайд 1






Task 4. Timers and interrupts
AMM embedded course
Описание слайда:
Task 4. Timers and interrupts AMM embedded course

Слайд 2





Links
stm32_reference_manual.pdf - Part 12, Interrupts and events, Part 18, General-purpose timers 
https://habrahabr.ru/post/218825/
http://visualgdb.com/tutorials/arm/stm32/timers/
Описание слайда:
Links stm32_reference_manual.pdf - Part 12, Interrupts and events, Part 18, General-purpose timers https://habrahabr.ru/post/218825/ http://visualgdb.com/tutorials/arm/stm32/timers/

Слайд 3





Nested vectored interrupt controller (NVIC)
82 maskable interrupt channels for STM32F405xx/07xx and STM32F415xx/17xx, and up to 91 maskable interrupt channels for STM32F42xxx and STM32F43xxx (not including the 16 interrupt lines of Cortex®-M4 with FPU)
16 programmable priority levels (4 bits of interrupt priority are used)
low-latency exception and interrupt handling
power management control
implementation of system control registers
Описание слайда:
Nested vectored interrupt controller (NVIC) 82 maskable interrupt channels for STM32F405xx/07xx and STM32F415xx/17xx, and up to 91 maskable interrupt channels for STM32F42xxx and STM32F43xxx (not including the 16 interrupt lines of Cortex®-M4 with FPU) 16 programmable priority levels (4 bits of interrupt priority are used) low-latency exception and interrupt handling power management control implementation of system control registers

Слайд 4





Hardware interrupt selection
To configure the 23 lines as interrupt sources, use the following procedure:
• Configure the mask bits of the 23 interrupt lines (EXTI_IMR)
• Configure the Trigger selection bits of the interrupt lines (EXTI_RTSR and EXTI_FTSR)
• Configure the enable and mask bits that control the NVIC IRQ channel mapped to the external interrupt controller (EXTI) so that an interrupt coming from one of the 23 lines can be correctly acknowledged
Описание слайда:
Hardware interrupt selection To configure the 23 lines as interrupt sources, use the following procedure: • Configure the mask bits of the 23 interrupt lines (EXTI_IMR) • Configure the Trigger selection bits of the interrupt lines (EXTI_RTSR and EXTI_FTSR) • Configure the enable and mask bits that control the NVIC IRQ channel mapped to the external interrupt controller (EXTI) so that an interrupt coming from one of the 23 lines can be correctly acknowledged

Слайд 5





General-purpose timers (TIM2 to TIM5)
• 16-bit (TIM3 and TIM4) or 32-bit (TIM2 and TIM5) up, down, up/down auto-reload counter.
• 16-bit programmable prescaler used to divide (also “on the fly”) the counter clock 
frequency by any factor between 1 and 65536.
• Synchronization circuit to control the timer with external signals and to interconnect several timers.
• Interrupt/DMA generation on the following events:
– Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
– Trigger event (counter start, stop, initialization or count by internal/external trigger)
– Input capture
– Output compare
Описание слайда:
General-purpose timers (TIM2 to TIM5) • 16-bit (TIM3 and TIM4) or 32-bit (TIM2 and TIM5) up, down, up/down auto-reload counter. • 16-bit programmable prescaler used to divide (also “on the fly”) the counter clock frequency by any factor between 1 and 65536. • Synchronization circuit to control the timer with external signals and to interconnect several timers. • Interrupt/DMA generation on the following events: – Update: counter overflow/underflow, counter initialization (by software or internal/external trigger) – Trigger event (counter start, stop, initialization or count by internal/external trigger) – Input capture – Output compare

Слайд 6





Task 4. Rewrite main cycle via timer
Init general-purpose timer with interrupt (NVIC_Init(), TIM_TimeBaseInit(), TIM_ITConfig(), TIM_Cmd())
In timer interrupt handler - move leds to next iteration
Описание слайда:
Task 4. Rewrite main cycle via timer Init general-purpose timer with interrupt (NVIC_Init(), TIM_TimeBaseInit(), TIM_ITConfig(), TIM_Cmd()) In timer interrupt handler - move leds to next iteration

Слайд 7





Task 4. Rewrite button press via interrupt
Init interrupt pin (it is button pin), connect it to interrupt line with SYSCFG_EXTILineConfig()
Configure interrupt line (EXTI_Init())
Enable the interrupt with lowest priority (NVIC_Init())
In interrupt handler – switch button logic
Описание слайда:
Task 4. Rewrite button press via interrupt Init interrupt pin (it is button pin), connect it to interrupt line with SYSCFG_EXTILineConfig() Configure interrupt line (EXTI_Init()) Enable the interrupt with lowest priority (NVIC_Init()) In interrupt handler – switch button logic



Теги Timers and interrupts
Похожие презентации
Mypresentation.ru
Загрузить презентацию